Chip and moulded packages
Two-terminal passives and small discretes: simple to place, easy to inspect, and where most of the placement volume sits.
Leaded packages
SOIC, TSSOP and QFP expose the solder fillet, so AOI can verify the joint. Pitch drives stencil design rather than inspection strategy.
Area-array packages
QFN, BGA and LGA hide the joint. Thermal pads, void limits and X-ray coverage become part of the specification.
Module and press-fit
Modules shift assembly to a connector or a press-fit interface; press-fit needs controlled hole tolerance and insertion force, which is a fabrication and assembly decision together.



